RISC-V CPU

Nov 2025 - Feb 2026

A toy CPU written in Verilog.

Implemented Tomasulo’s algorithm with support for the RISC-V I and M extensions.